



Electrically isolated base plate
Industrial standard package
Simplified mechanical design, rapid assembly
Pressure contact

Double Thyristor Module For Phase Control MTx-240-65-A2

Mean on-state current					I _{TAV}		240 A					
Repetitive peak off-state voltage					V _{DRM}		4600...6500 V					
Repetitive peak reverse voltage					V _{RRM}							
Turn-off time					t _q		800 μs					
V _{DRM} , V _{RRM} , V	4600	4800	5000	5200	5400	5600	5800	6000	6200	6400	6500	
Voltage code	46	48	50	52	54	56	58	60	62	64	65	
T _j , °C	−40...+125											

MT3		MT4		MT5	
MT/D3		MD/T3		MT/D4	
MD/T4		MT/D5		MD/T5	

All dimensions in millimeters (inches)

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Maximum allowable mean on-state current	A	240	T _c =85 °C; 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	376		
I _{TSM}	Surge on-state current	kA	4.0 4.6	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
			4.2 4.8	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
I ² t	Safety factor	A ² s·10 ³	80 106	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
			73 97	T _j =T _{j max} T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	4600...6500	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	4700...6600	T _{j min} < T _j < T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6·V _{DRM} 0.6·V _{RRM}	T _j =T _{j max} ; Gate open	
TRIGGERING					
I _{FGM}	Peak forward gate current	A	8	T _j =T _{j max}	
V _{RGM}	Peak reverse gate voltage	V	5		
P _G	Gate power dissipation	W	4	T _j =T _{j max} for DC gate current	
SWITCHING					
(di _T /dt) _{crit}	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/μs	500	T _j =T _{j max} ; V _D =0.67·V _{DRM} ; I _{TM} =2 I _{TAV} ; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥2 A/μs	
THERMAL					
T _{stg}	Storage temperature	°C	−40...+50		
T _j	Operating junction temperature	°C	−40...+125		
T _{c op}	Operating temperature	°C	−40...+125		
MECHANICAL					
a	Acceleration under vibration	m/s ²	50		

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V _{TM}	Peak on-state voltage, max	V	2.80	T _j =25 °C; I _{TM} =785 A	
V _{T(TO)}	On-state threshold voltage, max	V	1.10	T _j =T _{j max} ;	
r _T	On-state slope resistance, max	mΩ	2.500	0.5 π I _{TAV} < I _T < 1.5 π I _{TAV}	
I _L	Latching current, max	mA	1000	T _j =25 °C; V _D =12 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs	
I _H	Holding current, max	mA	300	T _j =25 °C; V _D =12 V; Gate open	
BLOCKING					
I _{DRM} , I _{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	T _j =T _{j max} ; V _D =V _{DRM} ; V _R =V _{RRM}	
(dv _D /dt) _{crit}	Critical rate of rise of off-state voltage ¹⁾ , min	V/μs	1000	T _j =T _{j max} ; V _D =0.67·V _{DRM} ; Gate open	
TRIGGERING					
V _{GT}	Gate trigger direct voltage, max	V	4.00 2.50 2.00	T _j = T _{j min} T _j =25 °C T _j = T _{j max}	V _D =12 V; I _D =3 A; Direct gate current
I _{GT}	Gate trigger direct current, max	mA	500 300 200	T _j = T _{j min} T _j = 25 °C T _j = T _{j max}	
V _{GD}	Gate non-trigger direct voltage, min	V	0.35	T _j =T _{j max} ; V _D =0.67·V _{DRM} ;	
I _{GD}	Gate non-trigger direct current, min	mA	15.00	Direct gate current	
SWITCHING					
t _{gd}	Delay time, max	μs	3.50	T _j =25 °C; V _D =1500 V; I _{TM} =I _{TAV} ; di/dt=200 A/μs; Gate pulse: I _G =2 A; V _G =20 V; t _{GP} =50 μs; di _G /dt=2 A/μs	
t _q	Turn-off time ²⁾ , max	μs	800	dv _D /dt=50 V/μs; T _j =T _{j max} ; I _{TM} = I _{TAV} ; di _R /dt=-10 A/μs; V _R =100V; V _D =0.67 V _{DRM} ;	
Q _{rr}	Total recovered charge, max	μC	2600	T _j =T _{j max} ; I _{TM} =1000 A;	
t _{rr}	Reverse recovery time, max	μs	52	di _R /dt=-5 A/μs;	
I _{rr}	Peak reverse recovery current, max	A	100	V _R =100 V	
THERMAL					
R _{thjc}	Thermal resistance, junction to case				
	per module	°C/W	0.0340	180° half-sine wave, 50 Hz	
	per arm	°C/W	0.0680		
	per module	°C/W	0.0325	DC	
	per arm	°C/W	0.0650		
R _{thch}	Thermal resistance, case to heatsink				
	per module	°C/W	0.0100		
	per arm	°C/W	0.0200		
INSULATION					
V _{ISOL}	Insulation test voltage	kV	3.00 3.60	Sine wave, 50 Hz; RMS	t=1 min t=1 sec
MECHANICAL					
M ₁	Mounting torque (M6) ³⁾	Nm	6.00	Tolerance ± 15%	
M ₂	Terminal connection torque (M10) ³⁾	Nm	12.00	Tolerance ± 15%	
m	Weight, max	g	1500		

PART NUMBERING GUIDE										NOTES									
MT	3	-	240	-	65	-	A2	B2	-	A2	-	N							
1	2		3		4		5	6		7		8							
1. Thyristor module (MT) Thyristor – Diode module (MT/D) Diode – Thyristor module (MD/T) 2. Circuit Schematic: 3 – serial connection 4 – common Cathode 5 – common Anode 3. Average On-state Current, A 4. Voltage Code 5. Critical rate of rise of off-state voltage 6. Group of turn-off time ($dv_D/dt=50\text{ V}/\mu\text{s}$) 7. Package Type (M.A2) 8. Ambient Conditions: N – Normal										¹⁾ Critical rate of rise of off-state voltage <table> <tr> <td>Symbol of group</td><td>A2</td></tr> <tr> <td>$(dv_D/dt)_{crit}, \text{ V}/\mu\text{s}$</td><td>1000</td></tr> </table> ²⁾ Turn-off time ($dv_D/dt=50\text{ V}/\mu\text{s}$) <table> <tr> <td>Symbol of group</td><td>B2</td></tr> <tr> <td>$t_q, \mu\text{s}$</td><td>800</td></tr> </table> ³⁾ The screws must be lubricated		Symbol of group	A2	$(dv_D/dt)_{crit}, \text{ V}/\mu\text{s}$	1000	Symbol of group	B2	$t_q, \mu\text{s}$	800
Symbol of group	A2																		
$(dv_D/dt)_{crit}, \text{ V}/\mu\text{s}$	1000																		
Symbol of group	B2																		
$t_q, \mu\text{s}$	800																		




Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	$T_j = 25^\circ\text{C}$	$T_j = T_{j\text{max}}$
A	1.227736	0.949110
B	1.808776	2.425010
C	-0.246855	-0.329693
D	0.331594	0.442867

On-state characteristic model (see Fig. 1)




Fig 2 – Transient thermal impedance

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left(1 - e^{-\frac{t}{\tau_i}} \right)$$

Where $i = 1$ to n , n is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t .

R_i = Amplitude of p_{th} term.

τ_i = Time constant of r_{th} term.

i	1	2	3	4	5	6
$R_i, K/W$	0.0385	0.01253	0.0144	0.0007273	0.001871	0.0001367
τ_i, s	3.124	0.8558	0.1999	0.009185	0.002295	0.000238

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)




Fig 3 – Gate characteristics – Trigger limits




Fig 4 - Gate characteristics – Power curves




Fig 5 - Total recovered charge, Q_{rr-i} (integral)




Fig 6 - Recovered charge, Q_{rr} (25% chord)




Fig 7 - Maximum reverse recovery current, I_{rr}




Fig 8 - Maximum recovery time, t_{rr} (25% chord)




Fig 9 – On-state power loss (sinusoidal current waveforms)




Fig 10 - On-state power loss (rectangular current waveforms)




Fig 11 – Maximum case temperature (sinusoidal current waveforms)




Fig 12 - Maximum case temperature (rectangular current waveforms)




Fig 13 – Maximum surge and I^2t ratings




Fig 14 - Maximum surge ratings