



High power cycling capability
Low on-state and switching losses
Designed for traction and industrial applications

Phase Control Thyristor Type T163-2000-18

Maximum allowable mean on-state current		I_{TAV}		2000 A	
Repetitive peak off-state voltage		V_{DRM}		1000...1800 V	
Repetitive peak reverse voltage		V_{RRM}			
Turn-off time		t_q		250 μs	
V_{DRM}, V_{RRM}, V	1000	1200	1400	1600	1800
Voltage code	10	12	14	16	18
$T_j, ^\circ C$	-60...+125				

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Maximum allowable mean on-state current	A	2000 2515 3114	$T_c=96\text{ }^{\circ}\text{C}$, Double side cooled $T_c=85\text{ }^{\circ}\text{C}$, Double side cooled $T_c=70^{\circ}\text{C}$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	3140	$T_c=96\text{ }^{\circ}\text{C}$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	44.0 51.0	$T_j=T_{j\text{ max}}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; $t_p=10\text{ ms}$; single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
			46.0 53.0	$T_j=T_{j\text{ max}}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; $t_p=8.3\text{ ms}$; single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
I^2t	Safety factor	$A^2s\cdot 10^3$	9600 13000	$T_j=T_{j\text{ max}}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; $t_p=10\text{ ms}$; single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
			8700 11600	$T_j=T_{j\text{ max}}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; $t_p=8.3\text{ ms}$; single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	1000...1800	$T_{j\text{ min}}<T_j<T_{j\text{ max}}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	1100...1900	$T_{j\text{ min}}<T_j<T_{j\text{ max}}$; 180° half-sine wave; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.6\cdot V_{DRM}$ $0.6\cdot V_{RRM}$	$T_j=T_{j\text{ max}}$; Gate open	

TRIGGERING					
I_{FGM}	Peak forward gate current	A	8	$T_j=T_{j\max}$	
V_{RGM}	Peak reverse gate voltage	V	5		
P_G	Gate power dissipation	W	5	$T_j=T_{j\max}$ for DC gate current	
SWITCHING					
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/ μ s	630	$T_j=T_{j\max}$; $V_D=0.67\cdot V_{DRM}$; $I_{TM}=2 I_{TAV}$; Gate pulse: $I_G=2$ A; $t_{GP}=50\ \mu$ s; $di_G/dt\geq 1$ A/ μ s	
THERMAL					
T_{stg}	Storage temperature	$^{\circ}$ C	-60...+50		
T_j	Operating junction temperature	$^{\circ}$ C	-60...+125		
MECHANICAL					
F	Mounting force	kN	33.0...40.0		
a	Acceleration	m/s ²	50	Device clamped	


CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	1.45	$T_j=25\text{ }^{\circ}\text{C}$; $I_{TM}=5000\text{ A}$	
$V_{T(TO)}$	On-state threshold voltage, max	V	0.85	$T_j=T_{j\text{ max}}$;	
r_T	On-state slope resistance, max	m Ω	0.120	$0.5\pi I_{TAV} < I_T < 1.5\pi I_{TAV}$	
I_L	Latching current, max	mA	1500	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=12\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$	
I_H	Holding current, max	mA	300	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=12\text{ V}$; Gate open	
BLOCKING					
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	$T_j=T_{j\text{ max}}$; $V_D=V_{DRM}$; $V_R=V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μs	1000	$T_j=T_{j\text{ max}}$; $V_D=0.67\cdot V_{DRM}$; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	5.00 3.00 2.00	$T_j= T_{j\text{ min}}$ $T_j=25\text{ }^{\circ}\text{C}$ $T_j= T_{j\text{ max}}$	$V_D=12\text{ V}$; $I_D=3\text{ A}$; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	500 300 200	$T_j= T_{j\text{ min}}$ $T_j= 25\text{ }^{\circ}\text{C}$ $T_j= T_{j\text{ max}}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	$T_j=T_{j\text{ max}}$; $V_D=0.67\cdot V_{DRM}$; Direct gate current	
I_{GD}	Gate non-trigger direct current, min	mA	15.00		
SWITCHING					
t_{gd}	Delay time	μs	4.00	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=0.4\cdot V_{DRM}$; $I_{TM}=I_{TAV}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$	
t_q	Turn-off time ²⁾ , max	μs	250	$dv_D/dt=50\text{ V}/\mu\text{s}$; $T_j=T_{j\text{ max}}$; $I_{TM}=2000\text{ A}$; $di_R/dt=-10\text{ A}/\mu\text{s}$; $V_R=100\text{ V}$; $V_D=0.67\text{ }V_{DRM}$;	

THERMAL					
R _{thjc}	Thermal resistance, junction to case, max	°C/W	0.0100	Direct current	Double side cooled
R _{thjc-A}			0.0220		Anode side cooled
R _{thjc-K}			0.0180		Cathode side cooled
R _{thck}	Thermal resistance, case to heatsink, max	°C/W	0.0030	Direct current	
MECHANICAL					
m	Weight, max	g	820		
D _s	Surface creepage distance	mm (inch)	36.50 (1.437)		
D _a	Air strike distance	mm (inch)	16.5 (0.650)		

PART NUMBERING GUIDE						
T	163	2000	18	A2	M2	N
1	2	3	4	5	6	7
1. Phase Control Thyristor						
2. Design version						
3. Mean on-state current, A						
4. Voltage code						
5. Critical rate of rise of off-state voltage, V/μs						
6. Turn-off time (dv _D /dt=50 V/μs)						
7. Ambient conditions: N – normal; T – tropical						

NOTES	
1) Critical rate of rise of off-state voltage	
Symbol of Group	A2
(dv _D /dt) _{crit} , V/μs	1000
2) Turn-off time (dv _D /dt=50 V/μs)	
Symbol of Group	M2
t _q , μs	250



All dimensions in millimeters (inches)