


DATASHEET

SIS0100C120i20

I20 fine pattern IGBT, 8.8mm x 8.8mm



Symbolic picture

$V_{CE} = 1200\text{ V}$

$I_C = 100\text{ A}$

- *i*20 ultra-low loss fine pattern Trench IGBT chipset
- positive temperature coefficient
- easy paralleling

Maximum ratings¹

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Collector-emitter voltage	V_{CES}	$V_{GE} = 0\text{ V}$, $T_{vj} \geq 25\text{ °C}$		1200	V
DC collector current	I_C			100	A
Peak collector current	I_{CM}	t_p limited by $T_{vj\text{ max}}$		200	A
Gate-emitter voltage	V_{GES}		-20	20	V
Junction temperature	T_{vj}		-40	175	°C
Junction operating temperature	$T_{vj(op)}$		-40	175	°C
Short circuit ²	t_{sc}	$V_{GE} = 15\text{ V}$, $V_{CC} = 800\text{ V}$, $T_{vj} = 175\text{ °C}$ ³		10	µs



Scan for latest version download

¹ Maximum rated values indicate limits beyond which damage to the device may occur per IEC 60747

² Not subject to production test, capability depending on module design

³ Short circuit performance at high temperature requires suitable die assembly process



IGBT⁴


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
Collector(-emitter) breakdown voltage	V _{(BR)CES}	V _{GE} = 0 V, I _C = 0.25mA, T _{vj} = 25°C		1200			V
Collector-emitter saturation voltage ⁵	V _{CEsat}	I _C = 100 A, V _{GE} = 15 V	T _{vj} = 25 °C		1.7		V
			T _{vj} = 125 °C		2.05		V
			T _{vj} = 175 °C		2.2		V
Collector cut-off current	I _{CES}	V _{CE} = 1200 V, V _{GE} = 0 V	T _{vj} = 25 °C			1.0	μA
Gate leakage current	I _{GES}	V _{CE} = 0 V, V _{GE} = ±20 V		-0.5		0.5	μA
Gate-emitter threshold voltage	V _{GE(th)}	I _C = 5 mA, V _{CE} = V _{GE} , T _{vj} = 25°C		5	5.8	7.5	V
Gate charge	Q _G	I _C = 200 A, V _{CE} = 600 V, V _{GE} = -15 V .. 15 V			0.75		μC
Input capacitance	C _{ies}	V _{CE} = 25 V, V _{GE} = 0 V, f = 100 kHz, T _{vj} = 25 °C			5.8		nF
Output capacitance	C _{oes}				0.307		nF
Reverse tansfer capacitance	C _{res}				0.253		nF
Internal gate resistor	R _{Gint}	Per switch			6.8		Ω
Turn-on delay time	t _{d(on)}	V _{CC} = 600 V, I _C = 100 A, R _G = 4 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		115		ns
			T _{vj} = 125 °C		128		ns
			T _{vj} = 175 °C		1136		ns
Rise time	t _r		T _{vj} = 25 °C		43		ns
			T _{vj} = 125 °C		46		ns
			T _{vj} = 175 °C		548		ns
Turn-off delay time	t _{d(off)}	V _{CC} = 600 V, I _C = 100 A, R _G = 11 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		430		ns
			T _{vj} = 125 °C		525		ns
			T _{vj} = 175 °C		573		ns
Fall time	t _f		T _{vj} = 25 °C		308		ns
			T _{vj} = 125 °C		397		ns
			T _{vj} = 175 °C		430		ns
Turn-on switching energy	E _{on}	V _{CC} = 600 V, I _C = 100 A, R _G = 4 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		6		mJ
			T _{vj} = 125 °C		8.5		mJ
			T _{vj} = 175 °C		10		mJ
Turn-off switching energy	E _{off}	V _{CC} = 600 V, I _C = 100 A, R _G = 11 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		11		mJ
			T _{vj} = 125 °C		14.5		mJ
			T _{vj} = 175 °C		16		mJ
Short circuit current	I _{SC}	t _{pCS} ≤ 10 μs, V _{GE} = 15 V, T _{vj} = 175 °C, V _{CC} = 800 V, V _{CEM Chip} ≤ 1200 V			251		A

⁴ Characteristic values according to IEC 60747-9

Mechanical properties

PARAMETER		UNIT 单位
Die size	8.8*8.81	mm²
Gate pad size	1.3 x 0.8	mm²
Thickness	135	µm
Wafer diameter	300	mm
Maximum chips per wafer	784	pcs
Frontside passivation	Polyimide	
Frontside metal (pads)	Al Cu, 5000nm	
Backside metal	Al Ni Ag System, 1100nm	

Chip drawing



This is an electrostatic sensitive device.