

DATASHEET

SIS0200C120i21

i21 fine pattern IGBT, 12.8 mm x 12.1 mm



$V_{CE} = 1200\text{ V}$

$I_C = 200\text{ A}$

- i21 ultra-low loss fine pattern Trench IGBT chipset
- Optimized for switching at high stray inductance
- positive temperature coefficient
- easy paralleling

Maximum ratings¹

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNIT
Collector-emitter voltage	V_{CES}	$V_{GE} = 0\text{ V}$, $T_{vj} \geq 25\text{ °C}$		1200	V
DC collector current	I_C			200	A
Peak collector current	I_{CM}	t_p limited by $T_{vj\text{ max}}$		400	A
Gate-emitter voltage	V_{GES}		-20	20	V
Junction temperature	T_{vj}		-40	175	°C
Junction operating temperature	$T_{vj(op)}$		-40	175	°C
Short circuit ²	t_{sc}	$V_{GE} = 15\text{ V}$, $V_{CC} = 800\text{ V}$, $T_{vj} = 175\text{ °C}$ ³		8	μs



Scan for latest version download

¹ Maximum rated values indicate limits beyond which damage to the device may occur per IEC 60747

² Not subject to production test, capability depending on module design

³ Short circuit performance at high temperature requires suitable die assembly process



IGBT⁴

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
Collector(-emitter) breakdown voltage	V _{(BR)CES}	V _{GE} = 0 V, I _C = 0.2 mA, T _{vj} = 25 °C		1200			V
Collector-emitter saturation voltage ⁵	V _{CEsat}	I _C = 200 A, V _{GE} = 15 V	T _{vj} = 25 °C		1.48		V
			T _{vj} = 125 °C		1.68		V
			T _{vj} = 175 °C		1.8		V
Collector cut-off current	I _{CES}	V _{CE} = 1200 V, V _{GE} = 0 V	T _{vj} = 25 °C			1.0	μA
Gate leakage current	I _{GES}	V _{CE} = 0 V, V _{GE} = ±20 V		-0.5		0.5	μA
Gate-emitter threshold voltage	V _{GE(th)}	I _C = 10 mA, V _{CE} = V _{GE} , T _{vj} = 25°C			5.8		V
Gate charge	Q _G	I _C = 200 A, V _{CE} = 600 V, V _{GE} = -15 V .. 15 V			1.9		μC
Input capacitance	C _{ies}	V _{CE} = 25 V, V _{GE} = 0 V, f = 1 MHz, T _{vj} = 25 °C			13.3		nF
Output capacitance	C _{oes}				0.66		nF
Reverse transfer capacitance	C _{res}				0.53		nF
Internal gate resistor	R _{Gint}	Per switch			4.0		Ω
Turn-on delay time	t _{d(on)}	V _{CC} = 600 V, I _C = 200 A, R _G = 4.5 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		175		ns
			T _{vj} = 125 °C		205		ns
			T _{vj} = 175 °C		220		ns
Rise time	t _r		T _{vj} = 25 °C		60		ns
			T _{vj} = 125 °C		67		ns
			T _{vj} = 175 °C		75		ns
Turn-off delay time	t _{d(off)}	V _{CC} = 600 V, I _C = 200 A, R _G = 4.5 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		550		ns
			T _{vj} = 125 °C		653		ns
			T _{vj} = 175 °C		675		ns
Fall time	t _f		T _{vj} = 25 °C		352		ns
			T _{vj} = 125 °C		475		ns
			T _{vj} = 175 °C		498		ns
Turn-on switching energy	E _{on}	V _{CC} = 600 V, I _C = 200 A, R _G = 4.5 Ω, V _{GE} = ± 15 V Diode: SID0250C120d20	T _{vj} = 25 °C		16		mJ
			T _{vj} = 125 °C		25		mJ
			T _{vj} = 175 °C		31		mJ
Turn-off switching energy	E _{off}	V _{CC} = 600 V, I _C = 200 A, R _G = 4.5 Ω, V _{GE} = ± 15 V	T _{vj} = 25 °C		30		mJ
			T _{vj} = 125 °C		39		mJ
			T _{vj} = 175 °C		43		mJ
Short circuit current	I _{SC}	t _{PCS} ≤ 8 μs, V _{GE} = 15 V, T _{vj} = 175 °C, V _{CC} = 800 V, V _{CEM Chip} ≤ 1200 V			750		A


⁴ Characteristic values according to IEC 60747-9



Mechanical properties⁶

PARAMETER		UNIT
Die size	12.8 x 12.02	mm ²
Gate pad size	1.3 x 0.8	mm ²
Thickness	145	μm
Wafer diameter	300	mm
Maximum chips per wafer	386	pcs
Frontside passivation	Polyimide	
Frontside metal (pads)	Al Cu, 5000nm	
Backside metal	Al Ni Ag System, 1100nm	

Chip drawing



This is an electrostatic sensitive device.